a猛片免费播放网,亚洲无码视频2020 http://www.torrancerestoration.com/bbs/mcu-fpga-1.html Latest 20 threads of FPGA/CPLD Copyright(C) Discuz! Board by Comsenz Inc. Fri, 27 Jun 2025 15:02:24 +0000 60 http://www.torrancerestoration.com/bbs/static/image/common/logo_88_31.gif http://www.torrancerestoration.com/bbs/ 《數(shù)字邏輯基礎(chǔ)與Verilog設(shè)計》PDF文件 http://www.torrancerestoration.com/bbs/dpj-240337-1.html FPGA/CPLD diatera Tue, 10 Jun 2025 07:38:23 +0000 一個I2C uvm agent http://www.torrancerestoration.com/bbs/dpj-239899-1.html FPGA/CPLD liuq20052376 Tue, 29 Apr 2025 09:23:12 +0000 基于MIG _IP核的DDR3讀寫模型自行搭建仿真平臺 http://www.torrancerestoration.com/bbs/dpj-239349-1.html FPGA/CPLD liguanghui Tue, 18 Mar 2025 03:22:56 +0000 春節(jié)閑暇，學(xué)習(xí)下GAL16V8編程 http://www.torrancerestoration.com/bbs/dpj-238978-1.html FPGA/CPLD zmc419 Sat, 01 Feb 2025 06:10:24 +0000 GPAG 串口基礎(chǔ) http://www.torrancerestoration.com/bbs/dpj-238807-1.html FPGA/CPLD nmgbtzyf Fri, 03 Jan 2025 13:39:43 +0000 VERILONG串口單秒發(fā)數(shù)據(jù)簡單實(shí)例 http://www.torrancerestoration.com/bbs/dpj-238698-1.html FPGA/CPLD nmgbtzyf Tue, 24 Dec 2024 02:37:13 +0000 Verilog 6位數(shù)字頻率計設(shè)計 AX301 測量范圍1Hz~999999KHz http://www.torrancerestoration.com/bbs/dpj-238688-1.html FPGA/CPLD soilder02 Mon, 23 Dec 2024 04:17:01 +0000 fpga入門，接之前成功貼，調(diào)蓄USRT成功及經(jīng)驗(yàn) http://www.torrancerestoration.com/bbs/dpj-238328-1.html FPGA/CPLD nmgbtzyf Sat, 23 Nov 2024 07:30:17 +0000 新手入門成功慶賀帖 http://www.torrancerestoration.com/bbs/dpj-238158-1.html FPGA/CPLD nmgbtzyf Sun, 10 Nov 2024 15:18:41 +0000 基于狀態(tài)機(jī)和VerilogHDL的學(xué)號顯示控制電路設(shè)計 http://www.torrancerestoration.com/bbs/dpj-236604-1.html FPGA/CPLD aceamber Sun, 23 Jun 2024 17:19:16 +0000 VHDL語言的倒數(shù)計時器-具體思路 http://www.torrancerestoration.com/bbs/dpj-235205-1.html FPGA/CPLD fanfusuzi Sat, 06 Apr 2024 10:01:29 +0000 基于fpga的輸入信號邊沿濾波(上升沿/下降沿)微秒 veilog http://www.torrancerestoration.com/bbs/dpj-234151-1.html FPGA/CPLD 51hei圓圓 Mon, 22 Jan 2024 16:56:22 +0000 FPGA三國志（大白話介紹FPGA發(fā)展歷程，通俗易懂） http://www.torrancerestoration.com/bbs/dpj-231764-1.html FPGA/CPLD hero_71 Wed, 20 Sep 2023 02:36:40 +0000 這是我采用verilog編寫的浮點(diǎn)轉(zhuǎn)定點(diǎn)模塊 http://www.torrancerestoration.com/bbs/dpj-231330-1.html FPGA/CPLD 原始山林 Mon, 28 Aug 2023 02:29:32 +0000 FPGA三人搶答器核心代碼 http://www.torrancerestoration.com/bbs/dpj-230244-1.html FPGA/CPLD FPGACEEAN Tue, 04 Jul 2023 04:18:53 +0000 FPGA做的CPU指令運(yùn)算器,只有加減乘,沒有除,實(shí)驗(yàn)箱是DE2-115 http://www.torrancerestoration.com/bbs/dpj-229408-1.html FPGA/CPLD axeljs Tue, 30 May 2023 13:58:46 +0000 VHDL四選一的結(jié)構(gòu)描述 http://www.torrancerestoration.com/bbs/dpj-227489-1.html FPGA/CPLD 2823126132 Fri, 17 Mar 2023 07:42:42 +0000 FPGA電壓采集DA輸出原理圖 http://www.torrancerestoration.com/bbs/dpj-225752-1.html FPGA/CPLD yin1234579 Mon, 12 Dec 2022 07:51:52 +0000 VHDL編寫的汽車尾燈控制器代碼 http://www.torrancerestoration.com/bbs/dpj-225545-1.html FPGA/CPLD 小灰灰、 Mon, 05 Dec 2022 10:42:59 +0000 Verilog實(shí)現(xiàn)維特比譯碼 http://www.torrancerestoration.com/bbs/dpj-221785-1.html FPGA/CPLD SarahR Thu, 16 Jun 2022 08:02:32 +0000