|
|
在官方手冊上有這么兩句話：Output data from the DS18B20 is valid for 15μs after the falling edge that initiated the read time slot. Therefore, the master must release the bus and then sample the bus state within 15μs from the start of the slot.
但技術(shù)資源，應(yīng)用筆記126 用軟件實現(xiàn)1-Wire®通信中，卻是在15us后才采樣的？
|
|
QQ好友和群
QQ空間
騰訊微博
騰訊朋友
收藏
淘帖
頂
踩
